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Lifetime Evaluation of Three-Level Inverters for
1500-V Photovoltaic Systems
Jinkui He, Student Member, IEEE, Ariya Sangwongwanich, Member, IEEE,
Yongheng Yang, Senior Member, IEEE, and Francesco Iannuzzo, Senior Member, IEEE
Abstract—The installation cost of Photovoltaic (PV) plants can
be reduced considerably by extending the maximum DC voltage
from 1000 V to 1500 V (e.g., with more PV arrays connected
in series). However, the increased DC voltage also presents
challenges on the design and operation of PV inverters in terms
of efficiency and reliability. To ensure an efficient and reliable
PV power conversion, an early-stage reliability assessment is of
importance in the design phase of the inverter and then the
entire system. This paper, thus, evaluates the lifetime of three-
level 1500-V PV inverters with respect to their thermal cycling
capabilities both at the component level and system level. The
evaluation is carried out through a case study on a 160-kW
PV system considering the impact of voltage stress, switching
frequency, and mission profile. The evaluation reveals that these
factors have a significant impact on the inverter reliability, and
thus affect the topology selection and the final cost of the entire
PV system. More importantly, the exploration provides insights
on the design of 1500-V PV systems seen from the reliability
perspective.
Index Terms—Photovoltaic (PV) inverters, multi-level
inverters, mission profile, lifetime, reliability.
I. INTRODUCTION
Solar Photovoltaic (PV) is becoming the world’s fastest-
growing energy technology [1]. Nevertheless, PV-based power
plants are, in many cases, still relatively expensive when
compared with other conventional solutions like fossil fuels
and nuclear power. In order to increase the PV penetration
level, the cost of PV energy should be reduced further to
a comparable level [2]. The cost of energy for a power
generation system is usually referred to as the Levelized Cost
of Energy (LCOE) [3], which can be expressed as
LCOE =
CInt + CCap + CO&M
EAnnual
(1)
where CInt is the initial development cost, CCap represents the
capital cost, CO&M indicates the operational and maintenance
cost, and EAnnual denotes the average annual energy produc-
tion. It can be seen from (1) that a highly efficient and reliable
system will contribute to a lower LCOE, as the operational
and maintenance cost is reduced, while the energy yield is
increased. Additionally, a proper design of the entire system
can reduce the initial outlays, and in turn, further lowering
the LCOE. Recent studies have shown that the technology
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shift to 1500-V PV arrays offers opportunities to reduce the
installation cost to a large extent [4]–[7], and then, the initial
development cost becomes lower. The PV system with such a
technology also has the potential to increase its efficiency due
to the reduced ohmic losses on the DC wires. However, the
increased DC voltage (compared to the conventional 1000-V
technology) presents a challenge to the PV inverters in terms
of design and control. More specifically, the efficiency and
reliability may be affected (also, the energy generation), and
eventually, the LCOE, according to (1).
For PV systems, an efficient and reliable power interfac-
ing converter (i.e., the core of the PV power generation)
will contribute to more energy yield and reduce the cost
in maintenance, eventually, achieving a lower LCOE of PV
energy, as aforementioned. One of the most expensive and
vulnerable components in PV inverters are the semiconductor
power devices. In most cases, the lifetime of power devices is
limited by the thermal stress that occurs among their different
materials [8], where failures due to cumulative bond-wire
and solder-joint fatigue will occur after a certain number of
power cycles. The lifetime of power devices for PV inverters
can be significantly affected by their operating conditions,
which include not only the different control strategies (e.g.,
maximum power point tracking (MPPT) [9] and constant
power generation [10]) and the operational conditions (e.g., the
1500-V application environment and the topologies), but also
the mission profiles. For the PV inverter, the solar irradiance
and the ambient temperature are normally considered as the
mission profile parameters, since they strongly influence the
electrical and thermal loading condition of the PV inverter.
Accordingly, several attempts have been made to the
reliability analysis of the power interfacing converters with
the consideration of mission profiles [10]–[14]. Those studies
provide lifetime evaluation at the component- or system-level,
in which the main concerns are PV array sizing and panel
degradation [11], [12], active and reactive power control [10],
[13], and battery energy storage integration [14]. Nevertheless,
the design for reliability (DfR) of power converters for PV
application is still limited in the literature, and the prior-art
discussions focused on single-phase PV inverters [15], [16],
as well as the application of the wide bandgap (WBG) power
devices [17]. These studies provide guidelines for the DfR of
PV inverters with lower DC-link voltages (i.e., < 1000 V).
However, when it comes to 1500-V PV inverters, different
insights may be offered, e.g., due to the multi-level topologies.
This aspect, however, has not been discussed in the literature.
Another challenge is due to the uneven distribution of loading
among the power devices in the inverter. Thus, it is important
to identify the critical lifetime limiting components to ensure
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Fig. 1. Promising three-level topologies for the 1500-V PV applications: (a)
I-type and (b) T-type, where the three switching states “P” (T1, T2: ON, T3,
T4: OFF), “O” (T2, T3: ON, T1, T4: OFF), and “N” (T3, T4: ON, T1, T2:
OFF), respectively produce the three output voltage levels, i.e., Vdc/2, 0, and
−Vdc/2.
a reliable power conversion, following which, a proper design
of 1500-V PV systems can possibly be achieved.
Seen from the design perspective, the conventional two-level
topology, which has been widely employed in 1000-V PV
systems, may not be suitable for 1500-V PV systems, as the
power losses and filtering efforts will be increased significantly
[18], [19]. The industry standard three-level neutral point-
clamped (NPC) topologies, namely, the I-type and the T-type
topologies, as shown in Fig. 1, are promising candidates till
present for the 1500-V PV systems. Furthermore, according
to the comparisons of two- and three-level inverters in [20],
for applications with lower DC-link voltages (i.e., < 1000 V)
and switching frequencies of 8 kHz to 20 kHz, the T-type
inverter is a more suitable option due to its superior features
in terms of efficiency and power quality. However, for 1500-
V PV systems, due to the increased voltage stress, the T-type
topology may not outperform the I-type topology in respect to
efficiency and thermal performance. Hence, it is necessary to
explore and benchmark the converter topologies for 1500-V
PV applications. In [19] and [21], the comparisons of 1500-
V inverters focused on the impact of switching frequency
and module selection on the inverter efficiencies, respectively.
Also, the thermal performance of the 1500-V PV inverters has
been compared in [18], considering constant power generation.
This paper extends these comparisons to include the lifetime
performance of the three-level 1500-V PV inverters, which
thus contributes to a systematic comparison with the aim to
assist the design of 1500-V PV systems. Notably, the five-
level topologies and the modular multilevel converters are
also applicable to the 1500-V PV systems at the cost of an
increased component count and control complexity [22].
With the above concerns, this paper thus evaluates the
lifetime of three-level 1500-V PV inverters, i.e., the I-type
and T-type topologies. A 160-kW PV system is considered as
a case study, in which the impact of the DC-link voltage stress
(i.e., up to 1500 V), the switching frequencies (2−6 kHz),
and the mission profiles (Aalborg, Denmark, and Sacramento,
California) on the lifetime of three-level inverter candidates is
analyzed. The lifetime evaluation is firstly performed at the
component level. Then, a system-level reliability assessment
is carried out by using the reliability block diagram (RBD)
TABLE I
PV SYSTEM SPECIFICATIONS.
Parameter Value
Nominal power Pnom 160 kW
Power factor cos(ϕ) 1.0
Grid line-to-line RMS1 voltage VLL 600 V
Grid frequency fg 50 Hz
Switching frequency fsw 2 − 6 kHz
Heatsink thermal impedance per module Rth(s-a) 0.088 K/W
1Root Mean Square.
and the Monte Carlo simulations. The results of the case
study indicate that these factors have a considerable impact
on the inverter lifetime. The T-type 1500-V PV inverter may
be challenged in thermal performance even with switching
frequencies between 4 kHz and 6 kHz. Furthermore, the mis-
sion profiles may also affect the topology selection. According
to the results from the case study, the I-type inverter should
be installed in Sacramento, while the T-type inverter is more
suitable for the mission profiles from Aalborg.
The rest of this paper is organized as follows: the description
of the case study is provided in detail in Section II. The
lifetime evaluation method is presented in Section III. Then,
the lifetime evaluation for the case study is carried out in
Section IV, followed by the Monte Carlo-based reliability
assessment, which is provided in Section V. Finally, the
concluding remarks are given in Section VI.
II. SYSTEM MODELING
A. System Description
In this paper, the JKM360M-72-V PV modules are
employed to assemble the 1500-V PV arrays [23], with 432
PV modules (16 strings, 27 modules in each string). The rated
power is around 160 kW with the DC-link voltage up to
1300 V. The three-level I-type or T-type inverter with a proper
MPPT control is then employed as the interface between the
PV array and the AC grid, as shown in Fig. 2. The system
specifications are given in Table I, which are similar to the
operation conditions in [19], where the efficiency of three-level
1500-V PV inverters are compared. The same power modules
in [19] are selected for this case study, as shown in Table II. In
addition, to evaluate the lifetime of the PV inverters under real
operating conditions, two mission profiles in Aalborg (cold
climate) and Sacramento (hot climate) are used in this case
study, which are recorded by field data loggers [24] with a
sampling rate of 1 min/sample. The mission profiles are shown
in Fig. 3. As shown in Fig. 3(a), both the solar irradiance and
ambient temperature in Aalborg vary in a wide range, where
the average annual temperature is 9.88 oC. In contrast, the
solar irradiance in Sacramento is relatively stable and higher
than that in Aalborg, as shown in Fig. 3(b), and its average
annual temperature is 16.56 oC.
With these operation conditions, the lifetime evaluation in
this paper focuses on the power devices of the inverter can-
didates with a conventional space vector modulation (SVM)
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Fig. 2. General configuration and control structure of the 1500-V PV system based on the considered three-level topologies: Ppv – PV power, Vpv – PV
voltage, Ipv – PV current, P ∗pv – active power reference, V
∗
pv – DC-link voltage reference, Q
∗ – reactive power reference, ig – grid current, vg – grid voltage,
θg – phase angle of the grid voltage, vinv – output voltage of the inverter, ginv – gate signals, MPPT – maximum power point tracking, and SVPWM – space
vector pulse width modulation.
TABLE II
SELECTED IGBT MODULES FOR THE 1500-V PV INVERTERS.
Parameter SEMiX305MLI12E4 SEMiX305TMLI17E4
Module type I-type T-type
Voltage rating (V) 1200 1700 / 1200
Current rating (A) 300 300
Junction temp. (oC) -40 to 150 -40 to 150
strategy. For the I-type topology, all power devices need to
withstand only half of the DC-link voltage during the blocking
operation. On the other hand, the power devices T1 and T4
in the T-type topology (see Fig. 1(b)) must block the entire
DC-link voltage. As a consequence, the I-type power module
is equipped with 1200-V power devices, while the T-type
power module employs a combination of 1700-V and 1200-V
power devices for T1, T4, and T2, T3, respectively [25], as
summarized in Table II. This difference in voltage stress can
potentially affect the entire system performance, which will
be explored in this paper. It should be pointed out that the
lifetime of DC-link capacitors can also affect the reliability
performance of the PV inverters [26], which is not included
in this paper to simplify the analysis since the main difference
of the inverter candidates is within the power devices.
B. Power Loss Analysis Considering Voltage Stress
To achieve the thermal modeling of the selected inverters,
a power loss analysis should be performed. The conduction
losses and switching losses of power devices can be modeled
based on the forward voltage drop vCE during conduction and
the turn-on/-off energy Esw during switching [27], [28]. The
forward voltage drop of the device (e.g., IGBT or diode) can
be expressed as
vCE = VCE0 +
VCEN − VCE0
ICN
iC (2)
where VCE0 represents the initial voltage drop, VCEN is the
voltage drop at the rated current ICN, and iC is the collector
current. Then, the average conduction losses over one funda-
mental cycle can be obtained by integrating the product of the
forward voltage drop and device current as [29]
Pcon =
1
T0
·
∫ T0
0
vCE(t) · iC(t)dt (3)
in which Pcon is the average conduction losses and T0 is the
fundamental cycle.
The switching energy of power device can be obtained
through experimental tests, and it is also provided in the device
datasheet, which can be regarded as a reference of switching
energy under specific gate driving parameters. Based on this
reference, the switching energy Esw during operation can be
modeled as
Esw = Esw(ref)
(
iC
IC(ref)
)ki ( vCC
VCC(ref)
)kv
(4)
where Esw(ref) is the reference value of the switching energy,
IC(ref) and VCC(ref) are the reference conditions for the switching
loss measurement (i.e., the collect current and collector-emitter
supply voltage, respectively), vCC is the actual collector-
emitter supply voltage, ki and kv are the exponents for the
current and voltage dependency of switching losses, respec-
tively. According to [28], the typical values of ki and kv for
the selected modules are summarized in Table III. The average
instantaneous switching loss can then be obtained as [28]
Psw = fsw · Esw(ref)
(
iC
IC(ref)
)ki ( vCC
VCC(ref)
)kv
(5)
with Psw denoting the average instantaneous switching loss
and fsw being the switching frequency.
To further explain the power losses, Fig. 4 shows the
variation of the voltage drop VCE and switching energy Esw
of the IGBT T1 in both power modules under different
collector currents IC, which are based on the corresponding
characteristic curves in the datasheets. It can be seen in Fig. 4
that the IGBT T1 in the I-type power module has smaller
voltage drops and consumes lower switching energy. It should
be mentioned that the switching energy reference Esw(ref) given
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Fig. 3. One-year mission profiles (i.e., solar irradiance and ambient temper-
ature) recorded in: (a) Aalborg and (b) Sacramento.
TABLE III
PARAMETERS OF THE CURRENT AND VOLTAGE DEPENDENCY OF
SWITCHING LOSSES [28].
Parameter IGBT Diode
kv 1.4 0.6
ki 1.0 0.6
in the datasheet is measured when using the minimum permis-
sible gate resistor [30]. In addition, the switching behaviors of
both IGBT and diode are also affected by the gate resistor.
Thus, the minimum value of the gate resistance should be
designed. The relationship between the gate resistor, switching
speed, and switching energy is illustrated in Fig. 5. As can be
observed in Fig. 5, a smaller gate resistor means less switching
energy losses, at the same time, it also means a faster switching
speed. Nevertheless, the T-type inverter with 1700-V devices
has a limited voltage blocking margin when compared with
the I-type inverter with 1200-V devices. As a consequence, the
switching speed (di/dt) of the T-type power module should
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Fig. 4. Voltage drop VCE and switching energy Esw of the IGBT T1 in the
selected power modules under different collector currents, when the junction
temperature is 150 oC.
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Fig. 5. Relationship between the gate resistor Rg, the switching speed diC/dt,
and the switching energy Eon and Eoff of an IGBT during: (a) turn-on and
(b) turn-off, where the subscript number (1, 2, 3) indicates different values of
the gate resistor Rg.
be slowed down (by increasing the gate resistors) to reduce
the switching overshoot due to the stray inductance in the
commutation loops. In that case, the switching losses of the
power devices in the T-type inverter may be considerably
higher than those in the I-type inverter (when operating under
the same conditions), which may cause higher power losses
even at low switching frequencies (e.g., ≤ 8 kHz) [19].
The efficiency comparison for 1500-V three-level PV
inverters under different switching frequencies is further car-
ried out to show the impact of increased voltage stresses. The
efficiencies of 1500-V three-level PV inverters with different
gate driver parameters under various switching frequencies are
shown in Fig. 6. It can be observed in Fig. 6 that the efficiency
of the three-level T-type inverter with practical gate driver
parameters are significantly lower than that with the gate driver
parameters given in datasheets. In contrast, for the efficiencies
of the three-level I-type inverter, there is almost no difference.
Hence, a correction coefficient should be considered in (4)
to scale the switching energy Esw(ref) of power modules for
the three-level T-type inverter. In this study, the gate driver
parameters of the T-type module are assumed to be the same
as in [19]. Correspondingly, a correction coefficient of 1.4
is estimated (through the relationship between the switching
losses and gate resistance in the device datasheet) to calibrate
the switching energy of the T-type power module.
C. Thermal Modeling of I-type and T-type Inverters
To analyze the reliability, the thermal loading of the devices
should be obtained first. In this regard, the thermal modeling
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for the three-level T-type inverter can be obtained by removing the model for
diode D5.
of the corresponding power device should be performed. Fig.
7 shows the thermal model of the I-type power module. The
thermal model for the T-type inverter can be obtained by
removing the model for the diode D5. Notably, referring to
Fig. 1, the thermal model of the lower arm is not shown
in Fig. 7 due to the symmetrical structure (i.e., the upper
and lower arms in one-phase of the three-level topology are
symmetrical). The junction temperature of IGBTs or diodes
can be modeled according to the method in [31], where the
Foster thermal RC network is used to model the thermal
impedance from junction to case (i.e., Zth(j-c)), as shown in
Fig. 7. The instantaneous value of the junction temperature
can then be expressed as [31]
Tj(t) = Ptot(T/D) (t) · Zth(j-c)(t) + Tc(t) (6)
Tc(t) = Ptot(s)(t) · [Zth(c-s)(t) + Zth(s-a)(t)] + Ta(t) (7)
where Tc and Ta are the case temperature and ambient tem-
perature, respectively, Zth(j-c) is the junction-to-case thermal
TABLE IV
FOSTER THERMAL PARAMETERS FOR THE SELECTED IGBT MODULES.
Power Module
Impedance Zth(j-c)
Order(i) 1 2 3
I-type
T1-4
Rthi (K/W) 0.0240 0.0461 0.0305
τi (s) 0.0087 0.0443 0.1473
D1-6
Rthi (K/W) 0.0193 0.0540 0.1059
τi (s) 0.0064 0.0176 0.0911
T-type
T1,4
Rthi (K/W) 0.0453 0.0255 0.0091
τi (s) 0.0960 0.0195 0.0065
D1,4
Rthi (K/W) 0.0751 0.0537 0.0409
τi (s) 0.1107 0.0359 0.0090
T2,3
Rthi (K/W) 0.0367 0.0665 0.0165
τi (s) 0.0213 0.0962 0.0069
D2,3
Rthi (K/W) 0.1426 0.0234 0.0447
τi (s) 0.0711 0.3774 0.0106
impedance, Zth(c-s) and Zth(s-a) are the thermal impedances
of case-to-heatsink and heatsink-to-ambient, respectively,
Ptot(T/D) is the total power losses of a single IGBT or diode
inside the power module, and Ptot(s) represents the total power
losses transferred to the heatsink. The RC parameters of the
Foster model (i.e., Rth and Cth in Fig. 7) can be obtained
by using the curve-fitting technique on the transient thermal
impedance curves in the datasheets [32]. The Foster model
parameters for the selected IGBT modules are summarized
in Table IV, where all the thermal impedance is modeled as
a three-layer RC network. The thermal resistance (Rthi) and
capacitance parameters (time constant τi) in the Foster model
determine the steady-state mean value and transient responses
of the junction temperature, respectively.
A detailed thermal stress analysis is carried out through
simulations in the MATLAB-PLECS co-simulation environ-
ment, where the impact of the junction temperature on the
conduction and switching losses has also been considered
[28]. Fig. 8 shows the loss distributions of the selected power
modules under the steady-state operation (i.e., fsw = 6 kHz,
Pin = 160 kW, unit power factor, and Ta = 25 oC), which
is similar to those in [20]. For both the I-type and T-type
topologies, the IGBT T1/T4 experiences the highest losses.
This is mainly due to their straightforward switching mode
[33], which means that each level of the inverter output
voltage only has one corresponding switching state (referring
to Fig. 1). When the switching state changes between P and O
in the positive half-cycle of the AC output voltage, the IGBT
T1 operates under the switching frequency while keeping the
IGBT T2 in ON state. Moreover, the current path will change
between following through T1 and the clamping diode D5 in
the I-type topology (or the series connection of T2 and D3
in the T-type topology). Hence, the switching losses in T1
are much larger than those in T2, especially in the T-type
topology, which suffers from higher switching losses due to
its higher voltage rating. A similar mechanism is also applied
to the IGBT T3 and T4 during the negative half-cycle. A
comparison of the thermal loadings is shown in Fig. 9. The
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thermal response of the power devices is proportional to their
losses. For the I-type topology, the IGBT T1/T4 are the most
stressed devices, followed by IGBT T2/T4, diode D5/D6, and
diode D1/D2, as observed in Fig. 9(a). For the T-type topology,
the thermal stress in descending order is IGBT T1/T4, diode
D2/D3, IGBT T2/T3, and diode D1/D4, as seen in Fig. 9(b).
The thermal distributions (especially inside the T-type power
module) are clearly unequal in the inverter. As the maximum
output power is limited by the most stressed devices, the entire
converter or system performance is then dependent on the
thermal performance. Moreover, the system-level reliability
of the inverters will be affected, which will be discussed in
Section V.
III. LIFETIME EVALUATION
The general steps to estimate the lifetime of the 1500-V
PV inverters under mission profiles are shown in Fig. 10.
First, the thermal stress of the power modules in PV inverters
should be acquired for a certain set of operating conditions (the
voltage and current inputs of the loss model should be based
on the MPPT operation of PV arrays) to build lookup tables for
long-term mission profile translation [31]. Then, the thermal
loading of the power modules can be obtained. Afterward,
an appropriate lifetime model for the power modules can be
applied, and their lifetime can be estimated.
Several empirical lifetime models for the power modules
are available in the previous studies [34]–[36]. The LESIT
lifetime model in [34] does not cover the factor of heating
time ton, and the SEMIKRON model in [35] is specific for
the SKiM63 IGBT module. The CIPS2008 model in [36] is
one of the recent refined lifetime models, which is based on
a large number of power cycling data from different IGBT
module generations and test conditions (CIPS2008 project).
It contains multiple variables for lifetime evaluation, and the
ratings and technology of the power modules in the CIPS2008
project are comparable to the ones in our case study. Hence,
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Fig. 9. Thermal loading of the power modules in the considered inverters
(seeing in Fig. 1) with fsw = 6 kHz, Pin = 160 kW, and Ta = 25 oC: (a) I-type
and (b) T-type, where Tj(min) and Tjm are the minimum and mean junction
temperature, respectively, and ∆Tj is the cycle amplitude of the junction
temperature.
the CIPS2008 lifetime model [36] is used in this paper.
The CIPS2008 lifetime model provides a simple relationship
between the number of cycles to failure Nf under a certain
thermal stress (i.e., minimum junction temperature Tj(min) and
cycle amplitude ∆Tj), which is expressed as
Nf = A · (∆Tj)−β1 · exp
(
β2
Tj(min) + 273
)
· tβ3on · Iβ4 ·V β5 ·Dβ6
(8)
where the technology fact A, heating time ton, current per bond
wire I , blocking voltage V , and bond wire diameter D are
considered, as presented in Table V. Additionally, in (8), β1-
β6 are the model parameters, which are also given in Table V.
More details of the model are discussed in [36]. Fig. 11 shows
the graph of the function Nf for the selected 1200-V and 1700-
V IGBTs under certain heating time and different thermal
stresses. It can be observed in Fig. 11 that the logarithm of
Nf is proportional to the logarithm of ∆Tj, and the 1700-
V device will withstand less power cycles than the 1200-V
device, which potentially affect the reliability performance of
1500-V PV inverter with the 1700-V T-type power module.
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It should be mentioned that the power cycling tests in the
CIPS2008 project were performed with the heating time of
1 s to 15 s. In order to further extend the validity of ton to 0.1
- 60 s, as an approximation, a derating factor is considered,
which is given as [37]
Nf (ton)
Nf(1.5 s)
=
(
ton
1.5 s
)−0.3
(9)
in which Nf (ton) represents the number of cycles to failure
under the real heating time ton, and Nf(1.5 s) denotes the
reference number of cycles to failure under the heating time
being 1.5 s.
Normally, the lifetime of the power device is expressed
in terms of lifetime consumption (LC), which indicates how
much lifetime has been consumed during the operation. In
this study, a widely-used damage model, i.e., according to the
Miner’s rule [38], is adopted for the LC calculation, which is
expressed as
LC =
∑
i
ni
(Nf)i
(10)
TABLE V
PARAMETERS OF THE CIPS2008 LIFETIME MODEL [36].
Parameter Value / Test condition
Technology factor A 9.34× 1014
Minimum junction temperature Tj(min) 20 ◦C ≤ Tj(min) ≤ 120 ◦C
Cycle amplitude ∆Tj 45 K ≤ ∆Tj ≤ 150 K
Heating time ton 1 s ≤ ton ≤ 15 s
Current per bond wire I 3 A to 23 A
Voltage class/100 V 6 V to 33 V
Bond wire diameter D 75 µm to 500 µm
Coefficient β1-β3 {-4.416, 1285, -0.463}
Coefficient β4-β6 {-0.716, -0.761, -0.5}
in which ni is the number of cycles under certain thermal
stress, and (Nf)i is the corresponding number of cycles to fail-
ure according to the lifetime model. The damage model in (10)
assumes that various thermal loading events are independent,
and the impact of the damage can be linearly accumulated [3],
[38]. When the LC exceeds one, the component is considered
to reach its end of life.
IV. CASE STUDY
As discussed in Section III, before the lifetime evaluation,
the thermal loadings of the power devices should be obtained
from the mission profiles. Considering the lifetime of IGBT
modules is limited by the most stressed device, only the
thermal loading and LC of the IGBT T1/T4 in both topologies
have been analyzed in this section. The analysis of the other
IGBTs and diodes will be considered within the system-level
reliability assessment in the next section. The one-year thermal
loadings of the IGBT T1/T4 in the two topologies for the
switching frequency of 6 kHz are shown in Fig. 12. As it can
be seen in Fig. 12, the IGBT T1/T4 in Sacramento suffers
from higher thermal stresses than that in Aalborg due to
its average higher solar irradiance and ambient temperature.
Furthermore, as observed in Fig 12, the cycle amplitude of
the IGBT T1/T4 in the T-type topology is higher than that
in the I-type topology. It can be expected that the LC of the
IGBT T1/T4 within the T-type inverter will be higher than that
in the I-type inverter.
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1) Damage Caused by the Line-Frequency Power Cycling:
Since the mission profiles have been recorded with a sampling
rate of 1 min/sample. The LC in every minute, due to line-
frequency power cyclings (i.e., 50 Hz), can be regarded as a
fraction of the total one-year LC. Hence, based on the Miner’s
rule, the accumulated LC is calculated as
LC =
∑
i
ni
(Nf)i
=
∑
i
50 × 60
(Nf)i
(11)
where ni equals to the number of 50-Hz power cyclings
in one minute (i.e., 50×60). Notably, similar to [8], it is
assumed that the cycle period extension with (9) can also
be applied here, i.e., ton = 0.01 s (50% of the fundamental
period), and then, (Nf)i can be calculated according to (8) and
(9). The heating time is fixed at 0.01 s, while the minimum
junction temperature and its cycle amplitude can be obtained
by extracting the sampling points on the thermal loading
profiles. The obtained results are summarized in Table VI.
2) Damage Caused by the Low-Frequency Thermal Cy-
cling: Since the mean junction temperature profiles under
mission profiles, as shown in Fig. 12, are irregular. In order
to categorize the irregular thermal cycles into several regular
cycles, a rainflow counting analysis [39] is performed to obtain
the number of cycles ni at a certain cycle amplitude, mean
junction temperature, and cycle period tcyc (i.e., 2ton). The
rainflow counting results of the mean junction temperature
profiles in Fig. 12 are shown in Fig. 13. The period of each
thermal cycle is also obtained from the rainflow analysis,
as shown in Fig. 13(c) and (f), where a total of 121,699
and 62,890 cycles have been identified, respectively, and the
period of these cycles can vary from minutes to tens of days.
Nevertheless, since the CIPS2008 model does not cover the
lifetime of the soldered joints (between substrate and base
plate) and focuses on the bond wire fatigue only, the maximum
heating time ton is limited to 60 s (i.e., if ton > 60 s, then
ton = 60 s). This approximation is based on the assumption
that the viscoplastic deformation saturates when ton > 60 s
[37]. Similarly, the rainflow counting results are applied to
the linear damage model in (10) to calculate the accumulated
damage caused by the low-frequency thermal cyclings. The
obtained results are summarized in Table VI.
Applying the above LC calculation, the total one-year LC
of the selected power devices can be compared under the con-
sidered mission profiles and operating switching frequencies.
The results are shown in Fig. 14. Under the mission profile
of Sacramento, for the switching frequencies between 4 and
6 kHz, the IGBT T1/T4 in the I-type inverter has lower LC.
In the case of Aalborg, the IGBT T1/T4 in the I-type inverter
also has lower LC for the 6 kHz switching frequency. However,
for the switching frequencies between 2 and 4 kHz, the T-type
inverter in Aalborg is a better choice due to its lower LC of
the IGBT T1/T4.
Two conclusions can be drawn from the above LC com-
parison: 1) for 1500-V PV systems, due to the increased
voltage stress, the I-type topology is better than the T-type
topology in terms of lifetime performance even in low switch-
ing frequencies (e.g., 4 kHz to 6 kHz) and 2) the operation
conditions, i.e., switching frequency and mission profile, have
a considerable impact on the lifetime of power modules for
three-level 1500-V PV inverters. It should be noted that the
estimated LC is obtained under a number of assumptions
(e.g., MPPT control, unit power factor, and linear cumulative
damage) for a qualitative comparison.
V. RELIABILITY ASSESSMENT
With the one-year LC of the power devices calculated in
the previous section, the corresponding time-to-failure of the
power devices can be obtained as certain fixed values. This
is typically far from reality since the variations (uncertainties)
in device parameters and experienced thermal stresses are not
considered. In practice, the time-to-failure of power devices
may vary within a range due to these uncertainties. Therefore,
the lifetime prediction is usually expressed in terms of a statis-
tical value rather than a fixed value. In this section, a statistical
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TABLE VI
ONE-YEAR LIFETIME CONSUMPTION.
Mission profile Power module ton
Switching frequency
2 kHz 4 kHz 6 kHz
Aalborg
I-type
0.01 s 0.0002 (0.02%) 0.0005 (0.05%) 0.0009 (0.09%)
60 s 0.0027 (0.27%) 0.0044 (0.44%) 0.0070 (0.70%)
T-type
0.01 s 0.0003 (0.03%) 0.0009 (0.09%) 0.0032 (0.32%)
60 s 0.0012 (0.12%) 0.0035 (0.35%) 0.0087 (0.87%)
Sacramento
I-type
0.01 s 0.0014 (0.14%) 0.0025 (0.25%) 0.0051 (0.51%)
60 s 0.0026 (0.26%) 0.0041 (0.41%) 0.0063 (0.63%)
T-type
0.01 s 0.0014 (0.14%) 0.0050 (0.50%) 0.0164 (1.64%)
60 s 0.0013 (0.13%) 0.0033 (0.33%) 0.0078 (0.78%)
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Fig. 13. Rainflow counting results of the thermal loadings of the IGBT T1/T4 in the two topologies for a switching frequency of 6 kHz under yearly mission
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approach based on the Monte Carlo analysis [8], [40], [41]
is applied, as shown in Fig. 15. By doing so, the variations
in model parameters and thermal stresses can be introduced
to represent the uncertainties. Then, the distribution of power
device lifetime can be obtained. Moreover, the system-level
reliability assessment can be performed by using the reliability
block diagram (RBD) [3], [40], [42]. The obtained lifetime
results can be used in a comparative way to evaluate the impact
of PV inverter topologies on the lifetime expectation of PV
inverter systems.
A. Determination of Variations in Thermal Stresses and Life-
time Model
In order to apply the Monte Carlo analysis, two types of
variations have been introduced: 1) parameter variations in the
selected lifetime model (i.e., the parameters in Table V), and 2)
thermal stress variations (i.e., Tj(min), ∆Tj, and ton). Regarding
the first type of variations, in this study, all the parameters
in Table V are assumed to have a 5% variation with a 99%-
confidence level. While for the second type of variations, since
the thermal stresses change dynamically over the whole year,
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′
on – equivalent heating time, f(x) – Weibull
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these dynamic parameters (i.e., Tj(min), ∆Tj, and ton) have
been converted into equivalent static ones (i.e., T ′j(min), ∆T
′
j ,
and t′on), which can produce the same one-year LC when
applying them to the LC calculation process in Section IV.
There are several possible combinations of equivalent static
stress parameters that can be applied to the lifetime model and
produce the same LC. In this study, only the line-frequency
(i.e., t′on = 0.01 s) thermal cycling is considered for simplicity.
Then, the equivalent minimum junction temperature T ′j(min) can
be obtained by simply averaging the yearly thermal loadings
in Fig. 12, which is one simple solution to represent a yearly
dynamic temperature. After that, the corresponding static value
of ∆T ′j can be calculated by solving (8)-(10). The obtained
results with the switching frequency of 6 kHz are summarized
in Table VII. It should be mentioned that the devices with
relatively low thermal stresses (i.e., diode D1/D4 and D2/D3
in the I-type topology, and D1/D4 in the T-type topology) are
neglected since they have a negligible impact on the system-
level reliability assessment. Once the equivalent static stress
parameters are determined, their variations can be modeled
with a normal distribution function [40], [41], which are
the same as the variations introduced to the lifetime model
parameters.
B. Lifetime Distribution (Component Level)
With the variations obtained in the previous section, the
lifetime distribution of the power devices in Table VII is
analyzed individually based on the Monte Carlo simulations
with a population of 10,000 samples (a typical number of
samples to obtain accurate simulation results). The lifetime
distributions for the switching frequency of 6 kHz with the
mission profile in Aalborg and Sacramento are shown in Figs.
16 and 17, following the Weibull distribution [43]. It can be
observed in Figs. 16 and 17 that the lifetime distributions
of power devices within the I-type topology have larger
overlapped areas than those of the power devices within the
T-type topology, in which the lifetime of the IGBT T1 is
much lower than that of the IGBT T2 and diode D2. The
relatively serious uneven lifetime distributions of the T-type
topology, especially under the more severe mission profile of
Sacramento as shown in Figs. 16 (b) and 17 (b), can make
it in an inferior position when comparing the reliability of
these two topologies both at the component level and system
level (will be discussed in the next subsection). This is mainly
caused by the high stressed 1700-V IGBTs within the T-type
topology. It is worth to mention that the T-type inverter may
achieve better thermal performance by replacing the 1700-V
IGBTs with 1700-V silicon carbide (SiC) MOSFETs, while the
total hardware cost will inevitably be increased [44]. In such a
case, as the SiC-based devices/modules follow different failure
modes and mechanisms compared with the Si counterparts,
new lifetime models are needed to properly analyze their
reliability [45], [46]. In addition, for the I-type inverter, the
IGBT T1 may not always be the most fragile device. As shown
in Fig 16, i.e., the I-type inverter with the Aalborg mission
profile, the average lifetime of the diode D5 is even lower than
that of the IGBT T1 (while the thermal stress of the former
is lower than that of the latter as shown in Fig. 9). The main
reason behind this is that a derating factor of 0.59 has been
considered in the lifetime model for the 1200-V diodes, since
their chip thickness is much higher than that of the 1200-V
IGBTs, resulting in a considerable reduction in their lifetime
performance [35].
C. Reliability Analysis
From the lifetime distribution of the power devices, the
reliability of the I-type and T-type inverters can be evaluated
both at the component level and system level by using the
cumulative density function (CDF) of the Weibull distribution.
This is usually referred to as the unreliability function (the
proportion of failures as a function of operation time) and it
can be expressed as
F (x) =
∫ x
0
f(x)dx, f(x) =
β
η
(
x
η
)β−1
e−(
x
η )
β
(12)
in which F (x) and f(x), respectively, represent the unreli-
ability function and the probability density function (PDF) of
the Weibull distribution with x, η, and β being the operation
time, the scale parameter, and the shape parameter. Then, the
power device lifetime or the system lifetime can be predicted
in terms of Bx lifetime, which represents the operation time
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TABLE VII
EQUIVALENT STATIC VALUES OF THE STRESS PARAMETERS WITH 6 KHZ SWITCHING FREQUENCY.
Parameters
Aalborg Sacramento
I-type T-type I-type T-type
T1 T2 D5 T1 T2 D2 T1 T2 D5 T1 T2 D2
Junction temperature T ′j(min) (
oC) 16.95 16.73 16.70 17.11 16.00 16.40 36.58 36.00 35.76 36.43 33.36 34.51
Cycle amplitude ∆T ′j (
oC) 5.49 5.23 5.07 5.66 4.64 4.67 5.59 5.02 4.77 6.25 4.33 4.34
Heating time t′on (s) 0.01
Number of cycles per year ni (365× 24× 60× 60)× 50
One-year LC 0.0079 0.0064 0.0094 0.0119 0.0037 0.0065 0.0114 0.0070 0.0095 0.0242 0.0035 0.0061
Lifetime prediction (year) 127 157 106 84 270 153 88 143 105 41 284 164
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Fig. 16. Lifetime distribution of the power devices in the two topologies
under the Aalborg mission profile: (a) I-type and (b) T-type.
when x% of the populations fail. Regarding the system-level
reliability assessment, as mentioned previously, the RBD can
be employed, which describes the reliability interaction be-
tween each device in the system [42]. For the I-type and T-type
inverters, if any of the IGBTs or diodes fails, it would result in
the inverters not being able to operate with the designed ratings
(e.g., the output voltage/power will be reduced [47], [48]) and
expected performance. Thus, the fault-tolerant operation of
three-phase three-level inverters was discussed in [49], which
is not considered in this paper, and the system-level reliability
analysis is done with a series connection of the component-
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Fig. 17. Lifetime distribution of the power devices in the two topologies
under the Sacramento mission profile: (a) I-type and (b) T-type.
level RBDs, as illustrated in Fig. 18. The total unreliability of
the system Fsys(x) can be expressed as
Fsys(x) = 1 −
n∏
i=1
(1 − Fi(x)) (13)
in which Fi(x) represents the unreliability function of the ith
device in the inverters.
The component-level and system-level unreliability func-
tions of the three-level inverters with the switching frequency
of 6 kHz under the mission profiles are shown as the dashed
and solid lines, respectively, in Figs. 19 and 20. The system-
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Fig. 18. Series connection of the reliability block diagram of a three-phase
three-level inverter, where FComp-i(x) represents the unreliability function of
the ith device in the inverter leg and the subscript Leg-k denotes the a, b, or
c phase.
TABLE VIII
RESULTS OF SYSTEM-LEVEL RELIABILITY ASSESSMENT.
Mission profile Topology Bx lifetime
(year)
switching frequency
2 kHz 4 kHz 6 kHz
Aalborg
I-type
B10 142 86 54
B1 97 58 35
T-type
B10 381 123 44
B1 264 83 29
Sacramento
I-type
B10 118 77 45
B1 80 52 30
T-type
B10 210 66 22
B1 144 44 14
level Bx (i.e., B1 and B10) lifetime is also indicated in Figs.
19 and 20 and summarized in Table VIII. As can be observed
in Figs. 19 and 20, and Table VIII, the Bx lifetime can vary
within a wide range reflecting the impact of mission profiles on
the three-level inverter candidates. For the switching frequency
of 6 kHz, the three-level I-type inverter is a better choice for
both mission profiles, especially in Sacramento. In such a case,
the T-type inverter is not recommended for the given heatsink
condition in Table I, due to its relatively low Bx lifetime.
The B1 and B10 lifetime for the switching frequency of
2 kHz and 4 kHz are also summarized in Table VIII. The
results are in accordance with the LC comparison in Section
IV. For the switching frequency of 2 kHz, both three-level
inverter candidates can achieve high Bx lifetime under the
two mission profiles, especially for the T-type inverter. In
contrast, the I-type inverter is the promising candidate with
better system-level reliability for the switching frequency of
6 kHz, especially for the mission profile of Sacramento, where
the Bx lifetime is more than twice that of the T-type inverter.
While for a switching frequency in-between (e.g., 4 kHz), the
topology selection for a better reliability performance may be
dependent on the mission profiles. For the case study in this
paper, the T-type inverter is more suitable for Aalborg, while
the I-type inverter should be considered for Sacramento in
this case. It should be noted that the verification of the actual
lifetime is still an open challenge [50]. However, the estimated
lifetime results in this paper can still be used for a qualitative
comparison among different topologies. In order words, it is
still beneficial for the design of 1500-V PV systems.
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Fig. 19. Unreliability function of the PV inverters under the Aalborg mission
profile: (a) I-type and (b) T-type.
VI. CONCLUSION
In this paper, the lifetime of the three-level 1500-V PV
inverters was evaluated under two different mission profiles
and various switching frequencies at the component level
and system level. The evaluation is based on the thermal
stress analysis of the two three-level topologies (i.e., I-type
and T-type) considering the high voltage stress in 1500-V
PV applications. The results reveal that these factors have a
considerable impact on the inverter lifetime and reliability. The
obtained evaluation results can be used to justify the selection
of power modules as well as topologies for the three-level
1500-V PV inverters. It has also been identified in this paper
that the most fragile power device in terms of the unreliability
probability will determine the reliability performance of the
entire system. The lifetime of three-level inverter candidates
was estimated based on an analytical lifetime model focusing
on the semiconductor devices, which may induce certain
uncertainties compared to the real-field experiments. However,
the outcomes provide an indication of the lifetime performance
of three-level 1500-V PV inverters, and thus, the exploration is
beneficial for the design of the corresponding systems, e.g., to
choose the most suitable topology for a given mission profile.
It should be noted that the reliability performance is also
related to the control of the system, which will be the future
work.
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Fig. 20. Unreliability function of the PV inverters under the Sacramento
mission profile: (a) I-type and (b) T-type.
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